A Channel Combiner approach for the design of Near Perfect Reconstruction non uniform Filter Banks
ناشر:
سال
: 2014شناسه الکترونیک: 10.1109/ISQED.2014.6783300
کلیدواژه(گان): cache storage,n integrated circuit reliability,n PV effect,n PV-induced timing-errors,n asymmetric pipelining,n dynamic locality,n high-error rate L1 cache,n implementation cost,n latency overhead,n logic path depth,n low-error rate L1 cache,n medium-error rate L1 cache,n modern processor,n performance overhead reduction,n power overhead,n process-variation effect,n reliability concern,n robust L1 cache design,n semiconductor industry,n st
کالکشن
:
-
آمار بازدید
A Channel Combiner approach for the design of Near Perfect Reconstruction non uniform Filter Banks
Show full item record
| contributor author | Maneesha, K. | |
| contributor author | Chris Prema, S. | |
| date accessioned | 2020-03-12T21:36:56Z | |
| date available | 2020-03-12T21:36:56Z | |
| date issued | 2014 | |
| identifier other | 6949875.pdf | |
| identifier uri | http://libsearch.um.ac.ir:80/fum/handle/fum/1054609 | |
| format | general | |
| language | English | |
| publisher | IEEE | |
| title | A Channel Combiner approach for the design of Near Perfect Reconstruction non uniform Filter Banks | |
| type | Conference Paper | |
| contenttype | Metadata Only | |
| identifier padid | 8185236 | |
| subject keywords | cache storage | |
| subject keywords | n integrated circuit reliability | |
| subject keywords | n PV effect | |
| subject keywords | n PV-induced timing-errors | |
| subject keywords | n asymmetric pipelining | |
| subject keywords | n dynamic locality | |
| subject keywords | n high-error rate L1 cache | |
| subject keywords | n implementation cost | |
| subject keywords | n latency overhead | |
| subject keywords | n logic path depth | |
| subject keywords | n low-error rate L1 cache | |
| subject keywords | n medium-error rate L1 cache | |
| subject keywords | n modern processor | |
| subject keywords | n performance overhead reduction | |
| subject keywords | n power overhead | |
| subject keywords | n process-variation effect | |
| subject keywords | n reliability concern | |
| subject keywords | n robust L1 cache design | |
| subject keywords | n semiconductor industry | |
| subject keywords | n st | |
| identifier doi | 10.1109/ISQED.2014.6783300 | |
| journal title | ommunications and Signal Processing (ICCSP), 2014 International Conference on | |
| filesize | 1206568 | |
| citations | 0 |