The application of C5.0 in core-high-base expert system
Publisher:
Year
: 2014DOI: 10.1109/SPIN.2014.6776999
Keyword(s): field programmable gate arrays,n hardware description languages,n logic design,n multiplying circuits,n signal processing,n 4x4 bit-serial multiplier simulation,n HDL based implementation,n N&,#x00D7,N bit-serial multiplier,n NxN bit-serial multiplication,n Virtex-4 ML402 FPGA board,n Xilinx ISE,n signal processing,n systematic design methodology,n word length 4 bit,n Adders,n Clocks,n Field programmable gate arrays,n Flip-flops,n Hardware
Collections
:
-
Statistics
The application of C5.0 in core-high-base expert system
Show full item record
| contributor author | Li, Qingfeng | |
| contributor author | Yang, Baozhu | |
| date accessioned | 2020-03-12T21:34:43Z | |
| date available | 2020-03-12T21:34:43Z | |
| date issued | 2014 | |
| identifier other | 6947874.pdf | |
| identifier uri | http://libsearch.um.ac.ir:80/fum/handle/fum/1053426 | |
| format | general | |
| language | English | |
| publisher | IEEE | |
| title | The application of C5.0 in core-high-base expert system | |
| type | Conference Paper | |
| contenttype | Metadata Only | |
| identifier padid | 8183786 | |
| subject keywords | field programmable gate arrays | |
| subject keywords | n hardware description languages | |
| subject keywords | n logic design | |
| subject keywords | n multiplying circuits | |
| subject keywords | n signal processing | |
| subject keywords | n 4x4 bit-serial multiplier simulation | |
| subject keywords | n HDL based implementation | |
| subject keywords | n N& | |
| subject keywords | #x00D7 | |
| subject keywords | N bit-serial multiplier | |
| subject keywords | n NxN bit-serial multiplication | |
| subject keywords | n Virtex-4 ML402 FPGA board | |
| subject keywords | n Xilinx ISE | |
| subject keywords | n signal processing | |
| subject keywords | n systematic design methodology | |
| subject keywords | n word length 4 bit | |
| subject keywords | n Adders | |
| subject keywords | n Clocks | |
| subject keywords | n Field programmable gate arrays | |
| subject keywords | n Flip-flops | |
| subject keywords | n Hardware | |
| identifier doi | 10.1109/SPIN.2014.6776999 | |
| journal title | nformation Science, Electronics and Electrical Engineering (ISEEE), 2014 International Conference on | |
| filesize | 105557 | |
| citations | 3 |