Search

Author : Shin-Hao Chen; Kuei-Liang Lin; Shao Siang Ng; Ke-Horng Chen; Chin-Long Wey; Sheng Kang; Kevin Cheng; Li-Ren Huang; Chao-Jen Huang; Hsin-Yu Luo

Publisher: IEEE

Year: 2014

Single inductor quad output switching converter with priority-scheduled program for fast transient and unlimited-load range in 40nm CMOS technology

Type: Conference Paper

Author : Wei-Chung Chen; Tzu-Chi Huang; Tsu-Wei Tsai; Ruei-Hong Peng; Kuei-Liang Lin; Ke-Horng Chen; Ying-Hsi Lin; Tsung-Yen Tsai; Chen-Chih Huang; Chao-Cheng Lee; Li-Ren Huang; Chao-Jen Huang; Chung-Chih Hung; Chin-Long Wey; Hsin-Yu Luo

Publisher: IEEE

Year: 2014

Search

PLL-Assisted Timing Circuit for Accurate TSV Leakage Binning

Parametric Fault Testing and Performance Characterization of Post-Bond Interposer Wires in 2.5-D ICs

Optimal Design of a Double-Sided Permanent Magnet Linear Synchronous Motor for Ropeless Elevator System

Optimal Design of a Double-Sided Permanent Magnet Linear Synchronous Motor for Ropeless Elevator System

A Class-D amplifier powered by embedded single-inductor bipolar-output power module with low common noise and dynamic voltage boosting technique

Single inductor quad output switching converter with priority-scheduled program for fast transient and unlimited-load range in 40nm CMOS technology

Author

Publisher

Year

Keywords

Type

Language (ISO)

Content Type

Publication Title

Search

Filters

PLL-Assisted Timing Circuit for Accurate TSV Leakage Binning

Parametric Fault Testing and Performance Characterization of Post-Bond Interposer Wires in 2.5-D ICs

Optimal Design of a Double-Sided Permanent Magnet Linear Synchronous Motor for Ropeless Elevator System

Optimal Design of a Double-Sided Permanent Magnet Linear Synchronous Motor for Ropeless Elevator System

A Class-D amplifier powered by embedded single-inductor bipolar-output power module with low common noise and dynamic voltage boosting technique

Single inductor quad output switching converter with priority-scheduled program for fast transient and unlimited-load range in 40nm CMOS technology