Search

Now showing items 1-10 of 22

A 1.5–1.9GHz phase-locked loop (PLL) frequency synthesizer with AFC and Σ-Δ modulator for Sub-GHz wireless transceiver

Type: Conference Paper

Author : Zongming Jin; Xiaobao Yu; Siyang Han; Ying Song; Ziqiang Wang; Jia Wen; Baoyong Chi

Publisher: IEEE

Year: 2014

Organizing Committee

Type: Conference Paper

Publisher: IEEE

Year: 2014

Performance and Energy Evaluation of CoMD on Intel Xeon Phi Co-processors

Type: Conference Paper

Author : Lawson, G.; Sosonkina, M.; Yuzhong Shen

Publisher: IEEE

Year: 2014

CMP material development for ceria-based applications

Type: Conference Paper

Author : Tseng, R.; Tsai, D.; Tung, K.; DeGroot, M.W.; Bainian Qian; Youngrae Park; Buley, T.W.

Publisher: IEEE

Year: 2014

Standby and active leakage current control mechanism of half adder cell

Type: Conference Paper

Author : Kushwah, P.; Akashe, S.

Publisher: IEEE

Year: 2014

Hybrid visual and inertial RANSAC for real-time motion estimation

Type: Conference Paper

Author : Alibay, Manu; Auberger, Stephane; Stanciulescu, Bogdan; Fuchs, Philippe

Publisher: IEEE

Year: 2014

Comparative research of digital-PID and sliding mode control strategy for DC/DC converter

Type: Conference Paper

Author : Zhou, Chu; Wang, Yao; Zhang, Xiaojie; Qu, Shaocheng

Publisher: IEEE

Year: 2014

A channel matched design of LDPC based secrecy coding for the fast fading channel

Type: Conference Paper

Author : Zhong, Zhou; Jin, Liang; Huang, Kaizhi; Yi, Ming

Publisher: IEEE

Year: 2014

System-level ESD failure diagnosis with chip-package-system dynamic ESD simulation

Type: Conference Paper

Author : Myoung, Robert; Seol, Byong-su; Chang, Norman

Publisher: IEEE

Year: 2014

3D TCAD simulation of single-event-effect in n-channel transistor based on deep sub-micron fully-depleted silicon-on-insulator technology

Type: Conference Paper

Author : Jinshun Bi; Bo Li; Zhengsheng Han; Jiajun Luo; Li Chen; Xuefang Lin-Shi

Publisher: IEEE

Year: 2014

Search

A 1.5–1.9GHz phase-locked loop (PLL) frequency synthesizer with AFC and Σ-Δ modulator for Sub-GHz wireless transceiver

Organizing Committee

Performance and Energy Evaluation of CoMD on Intel Xeon Phi Co-processors

CMP material development for ceria-based applications

Standby and active leakage current control mechanism of half adder cell

Hybrid visual and inertial RANSAC for real-time motion estimation

Comparative research of digital-PID and sliding mode control strategy for DC/DC converter

A channel matched design of LDPC based secrecy coding for the fast fading channel

System-level ESD failure diagnosis with chip-package-system dynamic ESD simulation

3D TCAD simulation of single-event-effect in n-channel transistor based on deep sub-micron fully-depleted silicon-on-insulator technology

Author

Publisher

Year

Keywords

Type

Language (ISO)

Content Type

Publication Title

Search

Filters

A 1.5&#x2013;1.9GHz phase-locked loop (PLL) frequency synthesizer with AFC and &#x03A3;-&#x0394; modulator for Sub-GHz wireless transceiver

Organizing Committee

Performance and Energy Evaluation of CoMD on Intel Xeon Phi Co-processors

CMP material development for ceria-based applications

Standby and active leakage current control mechanism of half adder cell

Hybrid visual and inertial RANSAC for real-time motion estimation

Comparative research of digital-PID and sliding mode control strategy for DC/DC converter

A channel matched design of LDPC based secrecy coding for the fast fading channel

System-level ESD failure diagnosis with chip-package-system dynamic ESD simulation

3D TCAD simulation of single-event-effect in n-channel transistor based on deep sub-micron fully-depleted silicon-on-insulator technology

A 1.5–1.9GHz phase-locked loop (PLL) frequency synthesizer with AFC and Σ-Δ modulator for Sub-GHz wireless transceiver