Search

Now showing items 1-9 of 9

A fully-digital beat-frequency based ADC achieving 39dB SNDR for a 1.6mVpp input signal

Type: Conference Paper

Author : Bongjin Kim; Weichao Xu; Chris H. Kim

Request PDF

A Supply-Noise Sensitivity Tracking PLL in 32 nm SOI Featuring a Deep Trench Capacitor Based Loop Filter

Type: Journal Paper

Author : Bongjin Kim; Weichao Xu; Chris H. Kim

Year: 2014

Request PDF

A Supply-Noise Sensitivity Tracking PLL in 32 nm SOI Featuring a Deep Trench Capacitor Based Loop Filter

Type: Journal Paper

Author : Bongjin Kim; Weichao Xu; Kim, Chul Han

Publisher: IEEE

Year: 2014

Tail-Overlapped SISO Decoding for High-Throughput LTE-Advanced Turbo Decoders

Type: Journal Paper

Author : Injae Yoo; Bongjin Kim; In-Cheol Park

Publisher: IEEE

Year: 2014

An 8bit, 2.6ps two-step TDC in 65nm CMOS employing a switched ring-oscillator based time amplifier

Type: Journal Paper

Author : Bongjin Kim; Hoonki Kim; Chris H. Kim

Year: 2015

Request PDF

A VCO-based ADC employing a multi-phase noise-shaping beat frequency quantizer for direct sampling of Sub-1mV input signals

Type: Conference Paper

Author : Bongjin Kim; Kundu, S.; Ko, S.; Kim, C.H.

Publisher: IEEE

Year: 2014

CEO duality leadership and corporate diversification behavior

Type: Journal Paper

Author : Kong-Hee Kim; Hussam A. Al-Shammari; Bongjin Kim; Seung-Hyun Lee

Year: 2009

Request PDF

Low-Complexity Low-Latency Architecture for Matching of Data Encoded With Hard Systematic Error-Correcting Codes

Type: Journal Paper

Author : Byeong Yong Kong; Jihyuck Jo; Hyewon Jeong; Mina Hwang; Soyoung Cha; Bongjin Kim; In-Cheol Park

Publisher: IEEE

Year: 2014

True Random Number Generator circuits based on single- and multi-phase beat frequency detection

Type: Conference Paper

Author : Qianying Tang; Bongjin Kim; Yingjie Lao; Parhi, K.K.; Kim, C.H.

Publisher: IEEE

Year: 2014

Search

A fully-digital beat-frequency based ADC achieving 39dB SNDR for a 1.6mVpp input signal

A Supply-Noise Sensitivity Tracking PLL in 32 nm SOI Featuring a Deep Trench Capacitor Based Loop Filter

A Supply-Noise Sensitivity Tracking PLL in 32 nm SOI Featuring a Deep Trench Capacitor Based Loop Filter

Tail-Overlapped SISO Decoding for High-Throughput LTE-Advanced Turbo Decoders

An 8bit, 2.6ps two-step TDC in 65nm CMOS employing a switched ring-oscillator based time amplifier

A VCO-based ADC employing a multi-phase noise-shaping beat frequency quantizer for direct sampling of Sub-1mV input signals

CEO duality leadership and corporate diversification behavior

Low-Complexity Low-Latency Architecture for Matching of Data Encoded With Hard Systematic Error-Correcting Codes

True Random Number Generator circuits based on single- and multi-phase beat frequency detection

Author

Publisher

Year

Keywords

Type

Language (ISO)

Content Type

Publication Title

Search

Filters

A fully-digital beat-frequency based ADC achieving 39dB SNDR for a 1.6mVpp input signal

A Supply-Noise Sensitivity Tracking PLL in 32 nm SOI Featuring a Deep Trench Capacitor Based Loop Filter

A Supply-Noise Sensitivity Tracking PLL in 32 nm SOI Featuring a Deep Trench Capacitor Based Loop Filter

Tail-Overlapped SISO Decoding for High-Throughput LTE-Advanced Turbo Decoders

An 8bit, 2.6ps two-step TDC in 65nm CMOS employing a switched ring-oscillator based time amplifier

A VCO-based ADC employing a multi-phase noise-shaping beat frequency quantizer for direct sampling of Sub-1mV input signals

CEO duality leadership and corporate diversification behavior

Low-Complexity Low-Latency Architecture for Matching of Data Encoded With Hard Systematic Error-Correcting Codes

True Random Number Generator circuits based on single- and multi-phase beat frequency detection