Search
Now showing items 1-2 of 2
A Methodology for Optimized Design of Secure Differential Logic Gates for DPA Resistant Circuits
Publisher: IEEE
Year: 2014
Design and test of a low-power 90nm XOR/XNOR gate for cryptographic applications
Publisher: IEEE
Year: 2014