Search

Now showing items 1-10 of 37

Fusion of harmonic ultrasounds images and standards ultrasounds images modeled with human visual system

Type: Conference Paper

Author : Besbes, F. , Besbes, H. , Ben Amar, C.

Publisher: IEEE

Year: 2014

Practical considerations in energy efficient compressor set-point control strategies

Type: Conference Paper

Author : van Tonder, A.J.M. , Marais, J.H. , Bolt, G.D.

Publisher: IEEE

Year: 2014

Support vector machine with SOM-based quasi-linear kernel for nonlinear classification

Type: Conference Paper

Author : Yuling Lin , Yong Fu , Jinglu Hu

Publisher: IEEE

Year: 2014

Electrostatic discharge protection devices with series connection using distributed cell-based diodes

Type: Journal Paper

Author : Minoh Son; Changkun Park

Publisher: IET

Year: 2014

A data monitoring strategy based in snapshots for the score calculation in the housing distribution

Type: Conference Paper

Author : Divan, Mario Jose; Oddone, Ana; Reynoso, Maria Laura Sanchez; Cavallo, Bruno Sebastian; Fredes, Marcos Alejandro; Martinez, Alejandro Maximiliano

Publisher: IEEE

Year: 2014

System-Level ESD Protection Design Using On-Wafer Characterization and Transient Simulations

Type: Journal Paper

Author : Scholz, Matthias; Shih-Hung Chen; Thijs, Steven; Linten, D.; Hellings, Geert; Vandersteen, Gerd; Sawada, Masanori; Groeseneken, Guido

Publisher: IEEE

Year: 2014

Fuse-Based Field-Dispensable ESD Protection for Ultra-High-Speed ICs

Type: Journal Paper

Author : Chen Zhang; Zongyu Dong; Fei Lu; Rui Ma; Li Wang; Hui Zhao; Xin Wang; Xiao Wang; He Tang; Wang, Aiping

Publisher: IEEE

Year: 2014

A 16.8dBi quasi-discoidal radiation pattern antenna array for 60GHz non-line-of-sight applications

Type: Conference Paper

Author : Quinlan, Terence; Walker, Stuart

Publisher: IEEE

Year: 2014

Time Lag of Secondary ESD in Millimeter-Size Spark Gaps

Type: Journal Paper

Author : Fayu Wan; Pilla, Viswa; Jing Li; Pommerenke, David; Shumiya, Hideki; Araki, Kotaro

Publisher: IEEE

Year: 2014

On the Design of Power-Rail ESD Clamp Circuits With Gate Leakage Consideration in Nanoscale CMOS Technology

Type: Journal Paper

Author : Ming-Dou Ker; Chih-Ting Yeh

Publisher: IEEE

Year: 2014

Search

Fusion of harmonic ultrasounds images and standards ultrasounds images modeled with human visual system

Practical considerations in energy efficient compressor set-point control strategies

Support vector machine with SOM-based quasi-linear kernel for nonlinear classification

Electrostatic discharge protection devices with series connection using distributed cell-based diodes

A data monitoring strategy based in snapshots for the score calculation in the housing distribution

System-Level ESD Protection Design Using On-Wafer Characterization and Transient Simulations

Fuse-Based Field-Dispensable ESD Protection for Ultra-High-Speed ICs

A 16.8dBi quasi-discoidal radiation pattern antenna array for 60GHz non-line-of-sight applications

Time Lag of Secondary ESD in Millimeter-Size Spark Gaps

On the Design of Power-Rail ESD Clamp Circuits With Gate Leakage Consideration in Nanoscale CMOS Technology

Author

Publisher

Year

Keywords

Type

Language (ISO)

Content Type

Publication Title

Search

Filters

Fusion of harmonic ultrasounds images and standards ultrasounds images modeled with human visual system

Practical considerations in energy efficient compressor set-point control strategies

Support vector machine with SOM-based quasi-linear kernel for nonlinear classification

Electrostatic discharge protection devices with series connection using distributed cell-based diodes

A data monitoring strategy based in snapshots for the score calculation in the housing distribution

System-Level ESD Protection Design Using On-Wafer Characterization and Transient Simulations

Fuse-Based Field-Dispensable ESD Protection for Ultra-High-Speed ICs

A 16.8dBi quasi-discoidal radiation pattern antenna array for 60GHz non-line-of-sight applications

Time Lag of Secondary ESD in Millimeter-Size Spark Gaps

On the Design of Power-Rail ESD Clamp Circuits With Gate Leakage Consideration in Nanoscale CMOS Technology